## REMARKS

Claims 1-4, 8-9, and 13-19 are pending. Claim 1 has been amended to correct a minor typographical error. No new matter has been added.

## Claims Rejections - 35 U.S.C. § 103

Claims 1-4, 8-9, and 13-19 were rejected under 35 U.S.C. § 103(a) as unpatentable over Stallkamp (US 6,895,009) in view of Domon (US 2003/0014679).

Applicant respectfully traverses these rejections. Applicant respectfully asserts that the cited references, alone or in any combination, fail to disclose, teach, or even suggest each and every limitation of the present claims.

For instance, Stallkamp does <u>not</u> teach a data conversion unit. Instead, Stallkamp teaches synchronizing frequency of timing signals and, as such, does <u>not</u> disclose, teach, or even suggest the production of data signals.

In contrast to the Stallkamp reference, present independent claim 1 recites the following limitations (*emphasis added*):

a first node and a second node in which one of the first node and the second node on an IEEE1394 bus serves as a cycle master, the first node being configured to transmit first data to the second node at a transfer rate synchronized with a cycle start packet output from the cycle master, the second node having a data conversion unit configured to synchronize second data generated by conversion of the first data in the second node with an external reference signal, the second node to output the second data,

an external synchronizing signal receiver for receiving the external reference signal provided on at least one of the first and second nodes, and a synchronization adjustment unit for synchronizing a frequency of the cycle start packet output from the cycle master with a frequency of the external reference signal received by the external synchronizing signal receiver, by carrying out feedback control of a clock source frequency of the cycle master using the external reference signal.

Applicant respectfully submits that Stallkamp fails to disclose, teach, or even suggest, "the second node having a data conversion unit configured to synchronize second data generated by conversion of the first data in the second node with an external reference signal," in a manner as recited in present claim 1.

Instead, in col. 5, lines 63-67, Stallkamp discloses a synchronizer 254 having a frame rate converter 304 that <u>samples</u> audio and video signals at a nominal rate based on a local clock

output signal 309. As such, Stallkamp discloses that frame rate converter 304 operates as a frequency sampler for sampling the frequency of local clock output signal 309. Clearly, frame rate converter 304 is merely a frequency sampler and <u>not</u> a data conversion unit for converting data in a manner as recited in present claim 1.

Further, in reference to col. 5, lines 31-40, Stallkamp discloses that synchronizer 254 includes a local clock 302 for producing a series of clock pulses and providing timing signals. In col. 5, lines 58-67, frame rate converter 304 generates a desired synchronous output signal 310 measured in frames per second based on a substantially fixed input frequency of clock output 309 from local clock 302. As such, Stallkamp is only concerned with synchronizing frequency of timing signals, and Stallkamp only produces timing singles and not data signals.

Since Stallkamp is <u>not</u> concerned with converting data (e.g., video image data) from one data format to another data format, Stallkamp fails to disclose a data conversion unit. To the extent that Stallkamp discloses synchronizer 254 having frame rate converter 304 that synchronizes frequency of synchronizer clock 310 to local clock 309, Stallkamp fails to disclose that synchronizer 254 is a <u>second node having a data conversion unit configured to synchronize second data generated by conversion of the first data in the second node in a manner as recited in present claim 1.</u>

Secondly, Applicant respectfully submits that Stallkamp fails to disclose, teach, or even suggest, "the second node to output the second data," in a manner as recited in present claim 1.

In reference to previous remarks, since Stallkamp does <u>not</u> disclose a data converting unit, Stallkamp does not disclose converting first data to second data and outputting the second data from the second node in a manner as recited in present claim 1. In fact, the Action fails to properly address this limitation. In the last line of pg. 2, it appears that the Action concedes that Stallkamp does <u>not</u> disclose this limitation by asserting that Stallkamp discloses, "the second node <u>not</u> to output the data." Clearly, the Action raises uncertainty in this regard. As such, Applicant respectfully requests clarification in regard to this assertion by the Action.

Moreover, as conceded by the Action in pg. 3, Applicant respectfully submits that Stallkamp fails to disclose, teach, or even suggest, "the first node being configured to transmit first data to the second node at a transfer rate synchronized with a cycle start packet output from the cycle master," in a manner as recited in present claim 1. The Action purports that Domon discloses this subject matter. However, Applicant respectfully asserts that Domon fails to

remedy the deficiencies of Stallkamp. For instance, Domon is merely relied on for purportedly teaching a digital video player 220 in Fig. 11 that decodes a digital video signal and outputs an analog video signal. There appears to be no apparent reason why one of ordinary skill in the art at the time when the invention was made would have combined the disclosures of the cited references to read on present claim 1. The present application, in one aspect, refers to synchronizing data transfer with converted data output (see Abstract). In contrast, Domon is merely directed to updating slave nodes timing parameters with a master timing signal.

Applicant respectfully submits that the Stallkamp reference fails to disclose, teach, or suggest each and every limitation of present claim 1, and since the ancillary Domon reference fails to remedy the deficiencies of Stallkamp, present independent claim 1 including any claims dependent thereon are considered to be in condition for allowance, and such allowance is respectively requested.

As with present independent claim 1, the cited references fail disclose or even suggest each and every limitation of present independent claim 8. Thus, present claim 8 including any claims dependent thereon are considered to be in condition for allowance for at least the same reasons as discussed above in reference to present claim 1, and such allowance is respectively requested.

Claims 2-4, 9, and 13-19 are dependent on independent claims 1 and 8, respectively, and therefore include all of limitations of claims 1 and 8, respectively, and additional limitations therein. As such, these claims are considered to be in condition for allowance for at least their respective dependence on independent claims 1 and 8.

For at least the reasons discussed herein, present claims 1-4, 8-9, and 13-19 are not anticipated or considered obvious over the cited references, alone or in any combination. Thus, reconsideration of present claims 1-4, 8-9, and 13-19 is respectfully requested with express withdrawal of the rejections under 35 U.S.C. § 103(a).

## **CONCLUSION**

In view of the foregoing, Applicants submit that claims 1-4, 8-9, and 13-19 in the application are patentable. Accordingly, reconsideration and allowance of this application are earnestly solicited. Should any issues remain unresolved, the Examiner is encouraged to telephone the undersigned at the number provided below.

In the event that any fees are due with respect to this paper, please charge Deposit Account No. 01-2300, referencing Atty. Docket No. 033163-00762.

Respectfully submitted,

Jeffrey A. Hopkins Reg. No. 53,034 Agent to Applicant

Customer No.: 68543 ARENT FOX LLP 555 West Fifth Street 48<sup>th</sup> Floor Los Angeles, California 90013

Tel: (213) 629-7400 Fax: (213) 629-7401

JAH:lss